Quiz

image
Year 2025

December
Week # 3 Quiz 3

Q1. A silicon transistor is biased with base resistor method. If \(\beta = 100, \:V_{BE} =0.7 V,\) zero signal collector current \(I_C = 2\: mA\) and\( V_{CC} = 10V\) , what is the value of the base resistor\( R_B\)?

Q2.  In voltage divider bias, \(V_{CC} = 25\: V;\: R_1 = 10\: k\Omega;\: R_2 = 3.3 \: k\Omega; \:R_C = 2 \: k\Omega;\) and \(R_E =1\: k\Omega\). What is the collector current?

Q3. Current I for the circuit shown in figure is



Q4. An n- channel JFET has \(V_p = -6 \:v\), and \(g_m = 0.25 \: mA/V\). What will be the value of \(I_{DSS}\) for an applied gate to source voltage \(V_{GS} = - 3 V\) ?

Q5. At the upper critical frequency, the peak output voltage of a certain amplifier is 10 V. The peak voltage in a midrange of the amplifier is

Q6. A zener diode voltage regulator has load requirement of 12 V and 2 Amp. The zener diode's minimum current requirement is 0.2 A. The minimum voltage at input is 24 V. What is maximum efficiency of circuit?

Q7. In an ideal op-amp, the voltage gain for the common mode signal is:

Q8. If \(\beta = 50\) , \(I_{CO} = 4 \: \mu A\) and \(I_B = 80\: \mu A\) for a transistor, then the value of \(I_C\) will be

Q9. If a high degree of selectivity is desired, then double-tuned circuit should have …………. coupling

Q10. A differential amplifier has an open circuit voltage gain of 100. The input signals are 3.35 V and 3.25 V. Determine the output voltage.